Pipeline Burst Cache - definition. What is Pipeline Burst Cache
DICLIB.COM
أدوات لغة الذكاء الاصطناعي
أدخل كلمة أو عبارة بأي لغة 👆
اللغة:     

ترجمة وتحليل الكلمات بواسطة الذكاء الاصطناعي

في هذه الصفحة يمكنك الحصول على تحليل مفصل لكلمة أو عبارة باستخدام أفضل تقنيات الذكاء الاصطناعي المتوفرة اليوم:

  • كيف يتم استخدام الكلمة في اللغة
  • تردد الكلمة
  • ما إذا كانت الكلمة تستخدم في كثير من الأحيان في اللغة المنطوقة أو المكتوبة
  • خيارات الترجمة إلى الروسية أو الإسبانية، على التوالي
  • أمثلة على استخدام الكلمة (عدة عبارات مع الترجمة)
  • أصل الكلمة

%ما هو (من)٪ 1 - تعريف


Pipeline Burst Cache         
<hardware, storage> (PB Cache) A synchronous cache built from pipelined SRAM. A cache in which reading or writing a new location takes multiple cycles but subsequent locations can be accessed in a single cycle. On Pentium systems in 1996, pipeline burst caches are frequently used as secondary caches. The first 8 bytes of data are transferred in 3 CPU cycles, and the next 3 8-byte pieces of data are transferred in one cycle each. (1996-10-13)
Pipeline burst cache         
In computer engineering, the creation and development of the pipeline burst cache memory is an integral part in the development of the superscalar architecture. It was introduced in the mid 1990s as a replacement for the Synchronous Burst Cache and the Asynchronous Cache and is still in use till date in computers.
Pipeline (computing)         
DATA PROCESSING CHAIN
CPU pipeline; Pipeline architecture; Pipeline (computer); Pipelining (software); Pipelining (computing); Pipeline parallelism; Pipeline Parallelism; Reservation table; Data pipeline
In computing, a pipeline, also known as a data pipeline,Data Pipeline Development Published by Dativa, retrieved 24 May, 2018 is a set of data processing elements connected in series, where the output of one element is the input of the next one. The elements of a pipeline are often executed in parallel or in time-sliced fashion.

ويكيبيديا

Pipeline burst cache
In computer engineering, the creation and development of the pipeline burst cache memory is an integral part in the development of the superscalar architecture. It was introduced in the mid 1990s as a replacement for the Synchronous Burst Cache and the Asynchronous Cache and is still in use till date in computers.